Datapath Testability Improvement through ad hoc Controller Modifications
نویسندگان
چکیده
Even if a datapath has been synthesized with testability in view, its testability may strongly decreases once it is connected to its controller. In this paper, we propose controller modifications for restoring the testability of the datapath to a level close to the initial one. Those modifications concern the next state logic as well as the decoder part of the controller. The method is based on the results of a testability analysis of the datapath at RT level and on the specification of the initial controller.
منابع مشابه
TAO-BIST: A Framework for Testability Analysis and Optimizationb of RTL Circuits for BIST
In this paper, we present TAO-BIST, a framework for testing register-transfer level (RTL) controller-datapath circuits using built-in self-test (BIST). Conventional BIST techniques at the RTL generally introduce more testability hardware than is necessary, thereby causing unnecessary area, delay and power overheads. They have typically been applied to only application-specific integrated circui...
متن کاملA testability analysis for driving architectural synthesis
In this paper, we present a method for analyzing the testability of a circuit during the design process. Given a circuit specification, whatever the level of description from the behavioral level (initial specification) down to the Register Transfer Level (High Level Synthesis process result), the testability analysis returns values which represent the relative difficulty for computing input se...
متن کاملGuided Hardware Sharing procedure for Improving Testability
This paper presents a method to carry out the register allocation/binding phase of a High Level Synthesis flow with testability considerations. Testability problems are identified at behavioral level and are eliminated as much as possible during this phase turning testability/area trade-off to account. Proposed method is based on high level normalized testability measures, it allows to improve ...
متن کاملLow Cost Partial Scan Design: A High Level Synthesis Approach
In this paper, we present a High Level Synthesis method for partial scan designs. High level testability information are used to guide the synthesis process towards designs with a minimal number of scan registers. The maximal fault coverage is achievable for these designs. This method mainly leans on ad-hoc modifications of the register allocation process.
متن کاملHigh Level Synthesis for Partial Scan
In this paper, we present a High Level Synthesis method for partial scan designs. High level testability information are used to guide the synthesis process towards designs with a minimal number of scan registers. The maximal fault coverage is achievable for these designs. This method mainly lean on ad-hoc modifications of the register allocation process.
متن کامل